Skip to content
sixfigjobs
Broadcom logo

Broadcom

ASIC Design Engineer

  • USA-CA Irvine Alton Parkway Bldg 2, United States
  • Onsite
  • Posted 1mo ago
  • Full-time

Salary

$122K - $195K

From the employer’s posting

Pays more than 24% of 22,225 six-figure listings in USD.

This job
$122k–$195k
Typical
$195k
Most pay
$160k–$240k
Apply on company site

Benefits

  • Equity
  • Bonus
  • Health insurance
  • 401(k)
  • Paid time off
  • Parental leave

Full job description

Overview

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description

Would you like to conceive and develop leadership silicon technology for datacenter and other cloud operators?  Come join the team creating technology that fuels AI, and cloud mega data centers.  Be part of developing our next generation product in a series of high throughput Ethernet products that deliver unprecedented performance at critically important power efficiency.

We are looking for engineers that want to create new designs that can evolve rapidly over the next several generations in a very dynamic market. You can become a member of an extremely skilled and efficient group of engineers working on PCIe and other host interfaces. This is a rare opportunity to be part of an emerging product line, the lead product for a new line of devices. The candidate will work with our worldwide design and architecture team, to develop a new world class device. All aspects of front end design will be involved, along with opportunities for technical leadership.

BSEE and 8+ years of industry experience in high speed communication chip architecture and RTL design or MSEE and 6+ years of industry experience.  Strong knowledge & background in either  ethernet controller or PCIe, is highly desired.  Hands-on experience in the ASIC design process; including architecture definition, RTL coding, simulation/verification, synthesis, timing closure, and silicon validation are required.  Must have strong communication and documentation skills and have scripting skills using either Python/Perl.  Must be a self-starter and a strong team player.

Open to hiring in Irvine, CA, San Jose, or Richmond BC, Canada.

Compensation and Benefits

The annual base salary range for this position is USD 121,900.00 To USD 195,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Apply on company site

Opens Broadcom’s own application page in a new tab.

Similar six-figure roles

NEW
Broadcom logo
Broadcom

Lead ASIC Design Engineer

$144k - $230k
Salary shown
USAOnsiteLead

We are seeking a hands-on Principal Digital Design Engineer to serve as the Chip Lead for our next-generation silicon pr...

Posted 1d ago
NEW
Cisco logo
Cisco

ASIC Design Engineer Technical Lead

$187k - $268k
Salary shown
San Jose, USAOnsiteLead

The application window is expected to close on: 09/01/2026. Job posting may be removed earlier if the position is filled...

Posted 1d ago
NEW
Micron logo
Micron

Principal Engineer, ASIC Design

$198k - $336k
Salary shown
San Jose, USAOnsitePrincipal

Design, implement, and debug complex RTL logic and integrate IP into larger subsystems. Support front-end design flow in...

Posted 1d ago
NEW
Micron logo
Micron

Principal ASIC Design Engineer

$186k - $407k
Salary shown
Boise, USAOnsitePrincipal

At Micron, we transform how the world uses information to enrich life for all. As a global leader in memory and storage...

Posted 1d ago

Explore more

Salary

$122K - $195K

Apply