Skip to content
sixfigjobs
SambaNova logo

SambaNova

Principal DFT Engineer

  • Austin, Texas, United States; San Jose, California, United StatesAustin, Texas, United States +1 more
  • Posted 2mo ago
  • Full-time
  • Staff / Principal

Salary

$180K - $255K

Listed in the posting

Pays more than 64% of 22,225 six-figure listings in USD.

This job
$180k–$255k
Typical
$195k
Most pay
$160k–$240k
Apply on company site

Benefits

  • Equity
  • Health insurance
  • Wellness

Full job description

Description

SambaNova is a leader in next-generation AI infrastructure, delivering a full-stack inference platform for customers worldwide. At the core of SambaNova's technology is the RDU (Reconfigurable Dataflow Unit) — a chip built on a dataflow architecture rather than the traditional GPU model. Its decode performance is especially strong for agentic workloads like multi-turn agents, code generation, and long-running applications. RDUs are packaged into SambaRack, rack-scale hardware that lets customers deploy state-of-the-art models with better performance, greater energy efficiency, and faster time to value.

About the role

Sambanova is looking for a talented and motivated Principal Design for Test (DFT) Engineer to help us build state-of-the-art RDU chips for machine learning and artificial intelligence. We are looking for a highly hands-on engineer who will be responsible for DFT architecture and implementation, verification, ATPG, MBIST and silicon bring-up for complex high-performance chips

Responsibilities

Your responsibilities will include:

  • Define & implement block-level and SoC-level DFT architecture for large, hierarchical SoCs
  • Develop and maintain ATPG flows for stuck-at, at-speed and advanced fault models.
  • Develop scripts and automation for DFT insertion, ATPG, coverage analysis, pattern generation, and debug.
  • Develop and maintain JTAG, IEEE 1500, and IEEE 1687/IJTAG infrastructure for internal test and debug access.
  • Generate production-quality ATPG and MBIST patterns and support deployment to ATE.
  • Work closely with STA and Physical Design teams on DFT timing closure
  • Support silicon diagnosis, failure localization, yield analysis, and manufacturing test optimization.

Requirements

Required Qualifications

  • B.S. in computer science, computer engineering, or related field
  • 10+ years relevant industry experience
  • Deep understanding of scan insertion, scan compression, ATPG, MBIST, JTAG, and hierarchical DFT
  • Hands-on experience with Siemens Tessent tool flow (preferred) or equivalent industry standard DFT tools
  • Familiarity with cell-aware ATPG, small-delay defects, IEEE 1500, IEEE 1687/IJTAG, and low-power DFT is highly desirable
  • Strong understanding of advanced ATPG, silicon diagnosis, and failure localization methodologies
  • Experience with STA constraints & analysis for DFT modes & SDF simulations
  • Working knowledge of Verilog/System-Verilog simulators & waveform debugging

Preferred Qualifications

  • Experience with ATE pattern deployment and silicon bring-up
  • Experience with multi-die/chiplet DFT, known-good-die test, or die-to-die interface testing
  • Experience with large compute, AI accelerator, or HPC SoCs

Base Salary Range:

Base Pay Range$180,000—$255,000 USD

Submission Guidelines
Please note that in order to be considered an applicant for any position at SambaNova Systems, you must submit an application form for each position for which you believe you are qualified.

EEO Policy
SambaNova Systems is an Equal Opportunity/Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard basis of age (40 and over), color, disability, gender identity, genetic information, marital status, military or veteran status, national origin/ancestry, race, religion, creed, sex (including pregnancy, childbirth, breastfeeding), sexual orientation, and any other applicable status protected by federal, state, or local laws.

Benefits Summary for US-Based, Full-Time Employment Positions
SambaNova offers a competitive total rewards package, including the base salary, plus equity and benefits. We cover 95% premium coverage for employee medical insurance, and 77% premium coverage for dependents and offer a Health Savings Account (HSA) with employer contribution. We also offer Dental, Vision, Short/Long term Disability, Basic Life, Voluntary Life, and AD&D insurance plans in addition to Flexible Spending Account (FSA) options like Health Care, Limited Purpose, and Dependent Care. Our library of well-being benefits available to you and your dependents includes a full subscription to Headspace, Gympass+ membership with access to physical gyms, One Medical membership, counseling services with an Employee Assistance Program, and much more.

Apply on company site

Opens SambaNova’s own application page in a new tab.

Similar six-figure roles

NEW
Broadcom logo
Broadcom

ASIC DFT Engineer

$129k - $207k
Salary shown
USAOnsite

DFT Engineer for ASIC/Chip level ATPG. Broadcom's ASIC Product Division is seeking candidates for a DFT position at our...

Posted 1d ago
NEW
Cisco logo
Cisco
San Jose, USAOnsite

Please note this posting is to advertise potential job opportunities. This exact role may not be open today but could op...

Posted 2d ago
NEW
Cisco logo
Cisco

Senior ASIC DFT DV Engineer (Hybrid)

$168k - $245k
Salary shown
San Jose, USAOnsiteSenior

The application window is expected to close on: 01/05/2027. This is a hybrid role with three days per week at Cisco’s Sa...

Posted 2d ago
Broadcom logo
Broadcom

DFT Engineer

$122k - $195k
Salary shown
USAOnsite

Broadcom’s Core Switching Group division is seeking a candidate for a DFT engineer. Products include networking switches...

Posted 6d ago
Broadcom logo
Broadcom

DFT Lead Engineer

$144k - $230k
Salary shown
USAOnsiteLead

Understanding Broadcom & customer DFT feature requirements & DPPM goals & defining appropriate DFT specifications for th...

Posted 6d ago
NVIDIA logo
NVIDIA

Senior ASIC Timing Engineer, DFT

$136k - $168k
Salary shown
US, USAOnsiteSenior

Drive timing analysis and closure for DFT logic on all Nvidia chips (GPUs/CPUs/DPUs/LPUs/SoCs) at all hierarchical level...

Posted 7d ago

Explore more

Salary

$180K - $255K

Apply