SiTime is seeking a Principal Analog Design Engineer to provide technical leadership in developing advanced clock and timing products.
- 10+ years experience
- Degree required
- Apply on company site
- Benefits
- Equity
- Bonus
- Health insurance
- 401(k)
- Parental leave
OnsitePrincipal
AICmosIOTProgram ManagementSystemverilogVerilog
View job