Skip to content
sixfigjobs
Quest Global logo

Quest Global

Lead Engineer Design Verification

  • Remote · United States
  • Posted 1d ago
  • Full-time
  • Lead

Salary

$172K+

Listed in the posting

Pays more than 35% of 23,533 six-figure listings in USD.

This job
$172k
Typical
$195k
Most pay
$159k–$240k
Apply on company site

Skills

Automation
C++
Python
Uvm
Verilog

Full job description

Job Requirements

Company: Quest Global Services-N.A., Inc.

Position Title: Physical Design Lead Engineer

Location: 175 Addison Rd, Entrance A, Windsor, CT 06095 and unanticipated client

locations throughout the U.S.

Position Responsibilities:

Contribute towards bug free first-time pass silicon (Chip), understanding architecture and design of IP to make sure IP use cases are clear and IP is verified correctly with no bugs. Plan and develop test-benches using standard methodology using different Hardware Description language (HDL). Run simulation using industry leading tools like Synopsys VCS and Cadence Incisive. Develop testcases in HDL for exercising scenarios. Identify and close various functional and code coverage scenarios to achieve 100% code and functional coverage goal. Write ‘C’ based testcase for running design using different processors. Work on bringing up/debug of Gate level simulation to make sure the design meets timing goals and is correct functionally. Work with different stakeholders to resolve issues/conflict in case different solutions to an issue are sought. Develop automation scripts to automate various activities like running regression, developing tools to aid debug, automatic creation on testcases. Work on various industry standard bus protocols. Present progress and clearly state the issues to managers/team lead.

Position Requirements:

Master’s degree (or foreign equivalent) in Electrical Engineering, or a related field, PLUS two (2) years of experience in the job offered or a related position. Experience must include demonstrable knowledge of: Verilog; System Verilog; UVM; Functional coverage; Code coverage; Constrained Random verification; System Verilog assertion; C/C++; Python; AMBA AXI; Verilog simulators; Verdi, and; Debugging. Required knowledge may be gained prior to or concurrently with Master’s degree. Travel to unanticipated client locations throughout the U.S., approximately 30%, as required. May telecommute from any location within the U.S.

Apply at careers.quest-global.com and reference Job Code 28290.0349. Salary $172,210

Apply on company site

Opens Quest Global’s own application page in a new tab.

Similar six-figure roles

NEW
Samsung Semiconductor logo
Samsung Semiconductor

Senior Engineer, Design Verification

$138k - $206k
Salary shown
San Jose, USAOnsiteSenior

Develop the verification infrastructure and automation environment involved in build, simulation, regression and triages...

AIAutomationCandidate ExperienceC++FPGA+6 more
Posted 4h ago
NEW
Intel logo
Intel

Senior Design Verification Engineer

$164k - $312k
Salary shown
US, USAOnsiteSenior

Intel is seeking a Senior Design Verification Engineer for the Silicon Chassis team. In this role, you will own end-to-e...

Posted 1d ago
NEW
Broadcom logo
Broadcom

Design Verification Engineer

$144k - $230k
Salary shown
USAOnsite

Broadcom's ASIC Products Division (APD), a worldwide leader in the design of complex custom ASICs and embedded IP, is lo...

Posted 2d ago

Explore more

Salary

$172K+

Apply